


FIG. 1 (PRIOR ART)






FIG. 2 (PRIOR ART)

3 / 20




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)

NAME	SOURCE	SIGNAL	PIN	PIN	SIGNAL	SOURCE	NAME
RESET	I	RESET	1	2	GROUND		GROUND
DATA BUS BIT 7	I/O	DD7	3	4	DD8	I/O	DATA BUS BIT 8
DATA BUS BIT 6	I/O	DD6	5	6	DD9	I/O	DATA BUS BIT 9
DATA BUS BIT 5	I/O	DD5	7	8	DD10	I/O	DATA BUS BIT 10
DATA BUS BIT 4	I/O	DD4	9	10	DD11	I/O	DATA BUS BIT 11
DATA BUS BIT 3	I/O	DD3	11	12	DD12	I/O	DATA BUS BIT 12
DATA BUS BIT 2	I/O	DD2	13	14	DD13	I/O	DATA BUS BIT 13
DATA BUS BIT 1	I/O	DD1	15	16	DD14	I/O	DATA BUS BIT 14
DATA BUS BIT 0	I/O	DD0	17	18	DD15	I/O	DATA BUS BIT 15
GROUND		GROUND	19	20	N.C.		NO CONNECTION
DMA REQUEST	O	DMARQ	21	22	GROUND		GROUND
I/O WRITE	I	D <sub>IOW</sub>	23	24	GROUND		GROUND
I/O READ	I	D <sub>IOR</sub>	25	26	GROUND		GROUND
I/O CHANNEL READY	O	IORDY	27	28	SPSYNC:		SPINDLE SYNC or
					CSEL		CABLE SELECT
DMA ACKNOWLEDGE	I	DMACK	29	30	GROUND		GROUND
INTERRUPT REQUEST	O	INTRQ	31	32	I <sub>OCS16</sub>	O	16 BIT I/O
ADDRESS BIT 1	I	DA1	33	34	PDLAG		PASSED DIAGNOSTIC
ADDRESS BIT 0	I	DA0	35	36	DA2	I	ADDRESS BIT 2
CHIP SELECT 0	I	CS1FX	37	38	CS3FX	I	CHIP SELECT 1
DRIVE ACTIVE/		DASP	39	40	GROUND		GROUND
DRIVE 1 PRESENT	O						

FIG. 5 (PRIOR ART)

5 / 20

COMMAND NAME	COMMAND CODE
NOP	00h
CFA REQUEST EXTENDED ERROR CODE	03h
DEVICE RESET	08h
READ SECTOR(S)	20h
WRITE SECTOR(S)	30h
CFA WRITE SECTORS WITHOUT ERASE	38h
READ VERIFY SECTOR(S)	40h
SEEK	70h
CFA TRANSLATE SECTOR	87h
EXECUTE DEVICE DIAGNOSTIC	90h
INITIALIZE DEVICE PARAMETERS	91h
DOWNLOAD MICROCODE	92h
PACKET	A0h
IDENTIFY PACKET DEVICE	A1h
SERVICE	A2h
SMART	B0h
CFA ERASE SECTORS	C0h
READ MULTIPLE	C4h
WRITE MULTIPLE	C5h
SET MULTIPLE MODE	C6h
READ DMA QUEUED	C7h
READ DMA	C8h
WRITE DMA	CAh
WRITE DMA QUEUED	CCh
CFA WRITE MULTIPLE WITHOUT ERASE	CDh
GET MEDIA STATUS	DAh
MEDIA LOCK	DEh
MEDIA UNLOCK	DFh
STANDBY IMMEDIATE	E0h
IDLE IMMEDIATE	E1h
STANDBY	E2h
IDLE	E3h
READ BUFFER	E4h
CHECK POWER MODE	E5h
SLEEP	E6h
FLUSH CACHE	E7h
WRITE BUFFER	E8h
IDENTIFY DEVICE	ECh
MEDIA EJECT	EDh
SET FEATURES	EFh
SECURITY SET PASSWORD	F1h
SECURITY UNLOCK	F2h
SECURITY ERASE PREPARE	F3h
SECURITY ERASE UNIT	F4h
SECURITY FREEZE LOCK	F5h
SECURITY DISABLE PASSWORD	F6h
READ NATIVE MAX ADDRESS	F8h
SET MAX ADDRESS	F9h

FIG. 6 (PRIOR ART)

6 / 20

VENDOR SPECIFIC	9Ah,C0h- C3h,8xh, F0h,F7h, FAh-FFh
RETIRED	11h -1Fh, 71h-7Fh 94h-99h, DBh-DDh, E9h
OBSOLETE	10h, 21h-23h, 31h-33h, 3Ch,41h, 50h,C9h, CBh,EEh
RESERVED: ALL REMAINING CODES	

**FIG. 6 (CON'D)**  
(PRIOR ART)

FIG. 7 (PRIOR ART)

IDE command and control register					NAME AND FUNCTION	
ADDRESS					READ ACCESS	WRITE ACCESS
CS1FX	CS3FX	DA2	DA1	DA0		
COMMAND REGISTER BLOCK						
1	0	0	0	0	DATA REGISTER	DATA REGISTER
1	0	0	0	1	ERROR REGISTER	FEATURE REGISTER
1	0	0	1	0	SECTOR COUNT REGISTER	SECTOR COUNT REGISTER
1	0	0	1	1	SECTOR NUMBER REGISTER	SECTOR NUMBER REGISTER
					SECTOR NUMBER OR BLOCK ADDRESS 0-7	SECTOR NUMBER OR BLOCK ADDRESS 0-7
1	0	1	0	0	CYLINDER REGISTER 0	CYLINDER REGISTER 0
					CYLINDER 0-7 OR BLOCK ADDRESS 8-15	CYLINDER 0-7 OR BLOCK ADDRESS 8-15
1	0	1	0	1	CYLINDER REGISTER 1	CYLINDER REGISTER 1
					CYLINDER 8-15 OR BLOCK ADDRESS 16-23	CYLINDER 8-15 OR BLOCK ADDRESS 16-23
1	0	1	1	0	DRIVE/HEAD REGISTER	DRIVE/HEAD REGISTER
					DRIVE/HEAD NUMBER OR BLOCK ADDRESS 24-27	DRIVE/HEAD NUMBER OR BLOCK ADDRESS 14-31
1	0	1	1	1	STATUS REGISTER	COMMAND REGISTER
CONTROL REGISTER BLOCK						
0	1	0	0	0	NOT USED	NOT USED
0	1	0	0	1	NOT USED	NOT USED
0	1	0	1	0	NOT USED	NOT USED
0	1	0	1	1	NOT USED	NOT USED
0	1	1	0	0	NOT USED	NOT USED
0	1	1	0	1	NOT USED	NOT USED
0	1	1	1	0	ALTERNATE STATUS REGISTER	CONTROL REGISTER
0	1	1	1	1	ADDRESS REGISTER	NOT USED

8 / 20


IDE status register							
7	6	5	4	3	2	1	0
BSY	DRDY	DWF	DSC	DRQ	CORR	IDX	ERR

FIG. 8 (PRIOR ART)


IDE error register							
7	6	5	4	3	2	1	0
BBK	UNC	MC	IDNF	MCR	ABRT	TK0NF	AMNF

FIG. 9 (PRIOR ART)







**FIG. 10A**




**FIG. 10B**



**FIG. 10C**




**FIG. 10D**



**FIG. 10E**

10 / 20



**FIG. IIB**




FIG. IIC

11 / 20




FIG. IID

FIG. IIE






FIG. 13



13 / 20




FIG. 14




FIG. 15

14 / 20




FIG. 16

15 / 20




FIG 17

16 / 20




FIG. 18



17 / 20





FIG. 19


18 / 20

FIG. 20A



19 / 20

FIG. 20B



20 / 20

FIG. 21

